logo

Home


Systems Analysis & Verification



Concurrency Analysis Publications



2009

C. Wang, S. Kundu, M. Ganai, and A. Gupta: Symbolic Predictive Analysis of Concurrent Programs. International Symposium on Formal Methods (FM 2009), November 2009.

C. Wang, S. Chaudhuri, A. Gupta, and Y. Yang: Symbolic Pruning of Concurrent Program Executions. ACM SIGSOFT Symposium on the Foundations of Software Engineering (FSE 2009), August 2009.

V. Kahlon, N. Sinha, Y. Zhang and E. Kruus: Static Data Race Detection for Concurrent Programs with Asynchronous Calls. The 7th joint meeting of the European Software Engineering Conference and the ACM SIGSOFT Symposium on the Foundations of Software Engineering (FSE), Amsterdam, The Netherlands. August 2009.

V. Kahlon. Boundedness vs. Unboundedness of Lock Chains: Characterizing Decidability of CFL-Reachability for Threads Communicating via Locks. LICS 2009, Los Angeles. August 2009.

Malay K. Ganai and Sudipta Kundu. Reduction of Verification Conditions for Concurrent System using Mutually Atomic Transactions. SPIN, Grenoble, France. July 2009.

Yu Yang, Xiaofang Chen, Ganesh Gopalakrishnan, and Chao Wang: Automatic Discovery of Transition Symmetry in Multithreaded Programs using Dynamic Analysis. SPIN, Grenoble, France. July 2009.

Vineet Kahlon, Chao Wang, and Aarti Gupta: Monotonic Partial Order Reduction CAV 2009.

Vineet Kahlon, Sriram Sankaranarayanan, and Aarti Gupta: Semantic Reduction of Thread Interleavings in Concurrent Programs. S. Kowalewski and A. Philippou (Eds.): TACAS 2009, LNCS 5505, pp. 124–138, 2009., c Springer-Verlag Berlin Heidelberg 2009.

2008

C. Wang, Y. Yang, A. Gupta and G. Gopalakrishnan. Dynamic Model Checking with Property Driven Pruning to Detect Race Conditions. 6th International Symposium on Automated Technology for Verification and Analysis (ATVA), Oct, 2008.

M. K. Ganai and A. Gupta. Efficient Modeling of Concurrent Systems in BMC. 15th International SPIN Workshop on Model Checking of Software (SPIN). August 10-12, 2008, Los Angeles, USA. [Slides]

S. Kundu, M. K. Ganai, and A. Gupta, Partial Order Reduction for Scalable Testing of SystemC TLM Designs, in Proc. Design Automation Coference (DAC), June 8 - 13, 2008, Anaheim, CA, USA. [Slides]

M. K. Ganai and A. Gupta. Efficient Modeling of Concurrent Systems. 15th International SPIN Workshop on Model Checking of Software (SPIN) August 10-12, 2008, Los Angeles, USA.

V. Kahlon. Parameterization as Abstraction: A Tractable Approach to the Dataflow Analysis of Concurrent Programs. Twenty Third Annual IEEE Symposium on Logic in Computer Science (LICS), Pittsburgh, USA. July 2008.

V. Kahlon. Bootstrapping: A Technique for Scalable Flow and Context-Sensitive Pointer Alias Analysis. ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), Tucson, Arizona. June 2008.

C. Wang, Z. Yang, V. Kahlon, and A. Gupta. Peephole Partial Order Reduction . In Proceedings of the International Conference on Tools and Algorithms for Construction and Analysis of Systems (TACAS), March 2008.

2007

V. Kahlon, Y. Yang, S. Sankaranarayanan, and A. Gupta. Fast and Accurate Static Race Detection for Concurrent Programs . In Proceedings of the International Conference on Computer Aided Verification (CAV), July 2007.

V. Kahlon, and A. Gupta. On the analysis of interacting pushdown systems . In Proceedings of the Conference on Principles of Programming Languages (POPL), January 2007.

2006

V. Kahlon, A. Gupta, and N. Sinha. Symbolic Model Checking of Concurrent Programs using Partial Orders and On-the-fly Transactions. In Proceedings of the International Conference on Computer Aided Verification (CAV), August 2006.

V. Kahlon and A. Gupta. An Automata-theoretic Approach for Model Checking Threads for LTL Properties. In Proceedings of the IEEE Symposium on Logic in Computer Science (LICS), August 2006.

Publications in Other Areas:

 


NEC Laboratories America, Inc.
Princeton Campus - 4 Independence Way, Suite 200, Princeton NJ 08540   |    Cupertino Campus - 10080 North Wolfe Road, Suite SW3-350, Cupertino, CA 95014
webmaster@nec-labs.com   ©2008 NEC Laboratories America, Inc. All rights reserved. Please Read our Privacy Policy

Website design by Dragonfly Interactive, LLC