Home

 

 

Research

 

 

Publications

 

 

Patents

 

 

Professional Activities

 

 

Personal

 

 

 

US Patents Issued

*          Malay K. Ganai, Aarti Gupta, Pranav Ashar: Efficient modeling of embedded memories in bounded model checking. Patent # 7,386,818 Issued Jun 10, 2008

*          Franjo Ivancic, Pranav Ashar, Malay K Ganai, Aarti Gupta, and Ziiiang Yang: System and Method for Modeling, Abstraction and Analysis of Software. Patent # 7,326486. Issued Mar 18, 2008.

*          Malay K. Ganai, Aarti Gupta, Pranav Ashar: Efficient SAT-based Unbounded Model Checking. Patent #7,305,637. Issued Dec 04, 2007.

*          Malay K. Ganai, Aarti Gupta, Ziiiang Yang, and Pranav Ashar: Efficient Distributed SAT and SAT-based Distributed Bounded Model Checking. Patent # 7,203,917. Issued Apr 10, 2007.

*          Malay K. Ganai, Geert Janssen, Florian Karl Krohm, Andreas Kuehlmann, and Viresh Paruthi: Method and system for equivalence-checking combinatorial circuits using iteractive binary-decision-diagram sweeping and structural satisfiability analysis. Patent # 6,473,884. Issued Oct 29, 2002.

 

US Patent Pending

*          Malay K. Ganai and Aarti Gupta. Modeling and Verification of Concurrent Systems using SMT-based BMC. Patent Application #20080281563. Filed May 7, 2008.

*          Malay K. Ganai and Aarti Gupta. High-level Synthesis for Efficient Verification. Patent Application #20070226666. Filed Sep 27, 2007.

*          Malay K. Ganai and Aarti Gupta. Accelerating High-level Bounded Model Checking. Patent Application #20070226665. Filed. Filed Sep 27, 2007.

*          Hari Cadambi, Alexandr Zaks, Fanjo Ivancic, Ilya Shlyaktar, Zijiang Yang, Malay K. Ganai, Aarti Gupta, and Pranav Ashar. Software Verfication using Range Analysis. Patent application #20060282806. Filed Dec 14, 2006.

*          Franjo Ivancic, Aarti Gupta, Malay Ganai, Himanshu Jain. Software Verification. Patent Application #20060282807. Filed Dec 14, 2006.

*          Malay K. Ganai, Lintao Zhang, Aarti Gupta, Ziiiang Yang, and Pranav Ashar: Efficient Approaches for Bounded Model Checking. Patent Application # 20030225552. Filed May 30, 2002.

*          Aarti Gupta, Malay K. Ganai, Ziiiang Yang, and Pranav Ashar: Iterative Abstraction using SAT-based BMC Proof Analysis. Patent Application # 20040230407. Filed Jan 23, 2004.

 

 

 

 

 

 

NEC Laboratories America, Inc.
Princeton Campus - 4 Independence Way, Suite 200, Princeton NJ 08540
Cupertino Campus - 10080 North Wolfe Road, Suite SW3-350, Cupertino, CA 95014

webmaster@nec-labs.com